are derived. It is also shown in this paper that the useful loop gain for the desired oscillations to start is restricted to a similar region by the crystal shunt capacitance and series resistance. Possible design approaches to improve the circuit performance are discussed. Abstract -A study of the source-to-gate bridging faults at the transistor level in a CMOS circuit is presented in this brief paper. The manifestation of these faults depends on the resistance value of the connection causing the bridging. It has been shown that such faults manifest either as stuck-at or stuck-open faults and can be detected by tests for stuck-at and stuck-open faults generated for the equivalent logic circuit.
I. INTRODUCTION B
RIDGING faults constitute a significant portion of all faults encountered in MOS digital circuits [1] . These faults can be identified at two levels: 1) bridging between the terminals of a transistor, defined as bridging fault at the transistor level; and 2) bridging between two or more conducting paths in a circuit, defined as bridging fault at the interconnection level.
Conventional studies of bridging faults have been done at the gate level [2] - [4] . These basically cover the bridging faults at the interconnection level and not those at the transistor level. It has been shown that bridging faults at the transistor level are technology dependent and become important as the transistor dimensions are reduced [5] - [7] . In this brief paper we present a study of the manifestation of gate-to-source bridging faults in CMOS transistors and show that such faults can be detected by tests for stuck-at and stuck-open faults generated for the equivalent logic circuit.
II. EFFECT OF BRIDGING FAULT IN CMOS GATES
In this section we study the effect of gate-to-source bridging in a complex gate G shown within the box in Fig.  1 ; gate G is an OR-AND-INVERT gate that implements the function
The conventional gate-level representation for the circuit of Fig. 1 is shown in Fig. 2 . In this analysis we consider the bridging between the source and the gate of transistor 7 3 ; this fault is modeled as a bridging resistance R which may have a nonzero value. We look into the effect of this fault on the behavior of this circuit, considering the bridging resistance R as a parameter.
In the presence of a bridging resistance across nodes 3 and 4, there is always a path from V DD to GND whenever transistors T i and T l2 are ON, resulting in a voltage divider circuit. Thus for an input pattern ABCD = 0001, the voltage at node 4, V 4 , is given by where r Ll is the equivalent resistance of T i2 , and r Hi that of T x . Here we assume that the current through T 3 is very small compared to the current through R for the values of R for which the fault is not masked (simulation results indicate that this assumption is correct). It is this voltage V 4 that determines the behavior of the circuit. Our objective is to show that under certain conditions such a bridging fault at the transistor circuit level can be detected only if the test patterns are applied in a particular order. This would confirm that the test set generated for a transistor circuit based only on the stuck-at fault model for its gate equivalent representation is not sufficient to detect a bridging fault at the transistor level [2] , [4] . The minimal test set [8] , [9] that detects all single stuck-at faults for the circuit of Fig. 2 is shown in Table I . It should be mentioned here that ABCD = 0001 is the only test pattern that can detect the fault under consider- ation. We simulated the response of the circuit of Fig. 1 for the above test sets using SPICE. Each input test pattern was applied for a maximum duration of 80 ns. The simulation indicates that the manifestation of the bridging fault depends upon the value of the bridging resistance R, and the order in which the test patterns are applied. The simulation results for two different sequences of the minimal test set are listed in Table II. The results of this table can be summarized as follows. 1) There exists a resistance R t such that for R < R h the fault manifests as input line B stuck-at ONE (s-a-1) for both test sequences.
2) There exists a resistance R h such that for a range of R,R[ < R < R h , the bridging fault is masked when sequence I is applied. However, it manifests as input line B s-a-1 for sequence II. In other words, for both sequences, when the pattern ABCD = 0001 is applied, the output retains its previous logic value. We designate this fault as a pseudo-stuck-open fault. Note that in sequence I the pattern 0001 appears immediately after 1110, while in sequence II it appears immediately after 0011.
3) For resistance of value R> R h , the fault is masked for both the test sequences.
It should be mentioned here that we have performed SPICE simulation of this circuit using various CMOS models [10] - [12] and have observed the same phenomenon for different ranges of R.
From these results we observe that, given the device parameters, we can evaluate R,, the value of R for which V 4 = V TNA (the threshold voltage of T 4 ) in (1). The value of R t evaluated using (1) matches the value obtained from simulation results. A logical extension would be to evaluate R, to be the smallest value of R for which where and In the equation above, V TP3 refers to the threshold voltage of the pFET T 3 and V TL refers to the threshold voltage of the load nFET T 18 . The value of R h derived from (2), henceforth denoted as R hi , is lower than the value of R h obtained from the simulation results, henceforth denoted as R h2 -The discrepancy can be explained as follows. For a range of values R hi < R < R h2 , if the test pattern ABCD = 0001 is applied when E is at logic high, the time taken to charge the load capacitance CL to V 3 is so large that for a test pattern of duration 60-80 ns V 7 does not rise above V TL . This retains the output £ at a logic high. Thus, it is clear that although the value of R t could be evaluated from (1), the value of R h has to be obtained from the simulation results.
The results presented so far raise the question about the trend in variations of R, and R h as the transistor dimensions are reduced. Logically, we would expect the value of R t to increase with a decrease in transistor dimensions for two reasons. 1) As the transistor dimensions are reduced, the prethreshold conduction increases and the transistor T 4 can pull down node 7 to a logic low even when V 4 < V TN4 . Hence, for this case, R, is the value of resistance which makes V 4 equal to the gate voltage when the prethreshold conduction in T 4 is negligible. This means that the lower bound Ri on the value of R corresponding to Case 2 (R, < R < R h ) will be greater than the value that makes = V T Recent transistor technology can realize de-
vices with very low prethreshold conduction, and for such transistors this effect will be minimized.
2) As the transistor dimensions are reduced for the values of R which turn the transistor T 4 OFF and make V 34 <\V TP \ and V 4 + \V TP3 \ < V TL , the voltage at node 7 will be discharged rapidly and reach logic low for the input pattern ABCD = 0001. Hence, this will also contribute to the increase in the lower bound R, on the value of R corresponding to Case 2.
Considering the trend in R h with the decrease in transistor dimensions, we would expect the value of R h to be closer to the smallest value of R that satisfies the inequalities in (2). This is because if the input pattern ABCD = 0001 is applied when E is at logic high, i.e., V 7 = 0 V, node 7 will be charged to V 3 fast enough to set E to logic low. In other words, the values of R hl and R h2 will be the same, thus lowering the range of R wherein the pseudo-stuck-open behavior can be observed.
A SPICE simulation was performed for the circuit under consideration with transistors of smaller dimensions. The results confirmed the expected trend in R/ and R h . Furthermore, as the channel length approached 1 nm, the value of R h was almost equal to R t and the pseudo-stuck-open behavior was not detected. Fig. 3 shows a plot of R t and R h /R t as a function of channel length obtained by using two different models, Modell [10] and Model2 [11] , from two different fabrication processes.
III. CONCLUSION
We have presented the result of a study on the effect of a gate-to-source bridging fault in the pull-up section of a complex CMOS gate G. It has been observed that for transistor channel lengths larger than 1 /urn there exists a range of values of the bridging resistance R, Ri < R < R h , for which the fault behaves as a pseudo-stuck-open fault. The fault in this range of R is detected by a test pattern generated for detecting stuck-open faults in the pull-up section. For values of R less than R/ the fault manifests as a s-a-1 fault in the input line to the faulty transistor, and for R> R h the fault is masked.
Simple and Accurate Nonlinear Macromodel for Operational Amplifiers Radmio V. Peic
Abstract-A new macromodel, which is even simpler than Boyle's et a/.'s [5] , is proposed. It does, however, include a large number of operational amplifier characteristics. Advantages of the new macromodel are: it is simpler, it is always feasible to calculate parameters, it can be more suitable for ac analysis, and it is quicker to simulate. op-amp macromodeling is quite understandable. In accordance with the field of applications, some authors propose macromodels of different levels of complexity and degrees of accuracy. The macromodels that would equally well represent the behavior of operational amplifiers in all possible situations are not used, not because of the impossibility to create such a macromodel, but because of their complexity. It must not be forgotten that the basic reason for macromodeling is to find as simple a macromodel as possible, so that the simulation procedure can be simplified and shortened as much as possible.
A good macromodel then fulfills two contradictory requirements: it must be as simple as possible and, at the same time, simulate circuits with maximum possible accuracy.
